L28	L24 and I8	6	<u>L28</u>	
L27	L24 and I7	0	<u>L27</u>	
<u>L26</u>	L24 and I6	23	<u>L26</u>	
<u>L25</u>	L24 and I5	89	<u>L25</u>	
L24	(block\$1 or portion\$1 or bucket\$1 or chunk\$1 or segment\$1) and I4	384	<u>L24</u>	
DB=	=PGPB; PLUR=YES; OP=OR			
	(general near1 purpose near1 register\$1 and (transfer\$5 or send\$3 or			
<u>L23</u>	sent) and (indicat\$3 or specif\$6) and offset\$1 and (portion\$1 or	1	<u>L23</u>	
	block\$1) and element\$1 and (count or number)).clm.			
DB=	=PGPB,USPT,USOC; PLUR=YES; OP=OR			
<u>L22</u>	L21 and I2	5	<u>L22</u>	
<u>L21</u>	(moyer near1 william).in.	234	<u>L21</u>	
DB=	=PGPB,USPT; PLUR=YES; OP=OR			
<u>L20</u>	I2 and I8	46	<u>L20</u>	
<u>L19</u>	12 and 17	6	<u>L19</u>	
<u>L18</u>	I2 and I6	57	<u>L18</u>	
<u>L17</u>	12 and 15	217	<u>L17</u>	
<u>L16</u>	l4 and l8	6	<u>L16</u>	
<u>L15</u>	l4 and l7	0	<u>L15</u>	
<u>L14</u>	14 and I6	23	<u>L14</u>	
<u>L13</u>	l4 and l5	89	<u>L13</u>	
<u>L12</u>	I3 and I8	6	<u>L12</u>	
<u>L11</u>	13 and 17	0	<u>L11</u>	
<u>L10</u>	I3 and I6	23	<u>L10</u>	
<u>L9</u>	I3 and I5	89	<u>L9</u>	
<u>L8</u>	(710/52-60)[CCLS]	3592	<u>L8</u>	
<u>L7</u>	(711/170-173)[CCLS]	4105	<u>L7</u>	
<u>L6</u>	(712/2-25, 225-228)[CCLS]	3010	<u>L6</u>	
<u>L5</u>	(712/2-300)[CCLS]	13690	<u>L5</u>	
DB=PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR				
<u>L4</u>	L3 and (length or size or width)	389	<u>L4</u>	
<u>L3</u>	L2 and (offset)	406	<u>L3</u>	

(transmi\$5 or transfer\$5 or sent or send\$3 or mov\$3) near12

(indicat\$4 or assign\$5 or specif\$5 or designat\$4) near12 (number of count\$3) near12 (stor\$6 or memor\$4 or ram or sram or dram) near12

register\$1

(transmi\$5 or transfer\$5 or sent or send\$3 or mov\$3) near12

L1 (indicat\$4 or assign\$5 or specif\$5 or designat\$4) near12 (number of count\$3)

END OF SEARCH HISTORY



Home | Login | Logout | Access Information | Alerts | Purchase History | C

IEEE XPLORE GUIDE

Welcome United States Patent and Trademark Office.

SEARCH

Results for "(((number, count*) <and> (width, length, size) <and> offset* <and> register*)<..."
Your search matched 2 of 1641691 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

» Search Options

⊠e-mail

» Key

IEEE JNL

View Session History

New Search

IEEE Journal or Magazine

IET JNL

IET Journal or Magazine

IEEE CNF

IEEE Conference Proceeding

IET Conference Proceeding

IEEE STD

IEEE Standard

lodify Search	1
---------------	---

Display Format:

((((number, count*) <and> (width, length, size) <and> offset* <and> register*)<in>me

Check to search only within this results set

BROWSE

Citation

C Citation & Abstract

view selected items

Select All Deselect All

1. Procedural level address offset assignment of DSP applications with loops

Zhang, Y.; Yang, J.;

Parallel Processing, 2003. Proceedings, 2003 International Conference on

2003 Page(s):21 - 28

Digital Object Identifier 10.1109/ICPP.2003.1240562

AbstractPlus | Full Text: PDF(329 KB) IEEE CNF

Rights and Permissions

2. A uniform optimization technique for offset assignment problems

Leupers, R.; David, F.;

System Synthesis, 1998. Proceedings, 11th International Symposium on

2-4 Dec. 1998 Page(s):3 - 8

Digital Object Identifier 10.1109/ISSS.1998.730589

AbstractPlus | Full Text: PDF(224 KB) | IEEE CNF

Rights and Permissions

elp Contact Us Privac

© Copyright 2006 IE

可Inspecting


Refine Search

Search Results -

Term	Documents
(23 AND 24).PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD.	1
(L24 AND	1
L23).PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD.	

US Pre-Grant Publication Full-Text Database
US Patents Full-Text Database
US OCR Full-Text Database
EPO Abstracts Database
JPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins

Search:



Refine Search

Interrupt

Search History

5 L29

L29 | 124 and | 121